



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/727,765	12/03/2003	S. Brad Hermer	SAND-01158US0 sand/1158-p	7587
64948 7590 02/08/2007 VIERRA MAGEN/SANDISK CORPORATION 575 MARKET STREET SUITE 2500 SAN FRANCISCO, CA 94105			EXAMINER FENTY, JESSE A	
			ART UNIT 2815	PAPER NUMBER
SHORTENED STATUTORY PERIOD OF RESPONSE		MAIL DATE	DELIVERY MODE	
3 MONTHS		02/08/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No. 10/727,765	Applicant(s) HERNER, S. BRAD	
	Examiner Jesse A. Fenty	Art Unit 2815	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 21 November 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters; prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 2-20,27,28,30-44 and 57 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 2-20,27,30-44 and 57 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Objections

Claim 6 is objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form. Here, claim 6 does not further limit claim 57. Also, the claim is objected to because it is redundant unto itself by saying that the conductive layer or semiconductor layer is a conductive layer. That is the nature of conductive and semiconductor layers.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 33 and 34 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In re claims 33 and 34, the limitations, "for any portion ..." are vague and indefinite because such phrase does not delineate to which portion applicant is referring. Also, the language "for any portion ..." does not clearly state whether any portion of the film has the claimed thickness. Claims must recite a definite structure, not precatory language. If there is a portion of the film that has the desired thickness, the claim should say so, not hypothetically.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless —

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language. Claims 57, 6 and 15-20 are rejected under 35 U.S.C. 102(e) as being anticipated by

Chen (US 2003/0062594 A1).

In re claims 57 and 6, Chen discloses a semiconductor device, comprising: a

silicide layer (56; section [0026]);

a grown dielectric antifuse layer (60, section [0027]) on and in contact with the silicide layer;

a conductive layer (66) on an in contact with the grown dielectric anti-fuse layer;

wherein the silicide layer and the grown dielectric antifuse layer are portions of the semiconductor device, and wherein the grown dielectric antifuse layer has suffered dielectric breakdown¹, such that an electrical connection exists between the silicide layer and the conductive layer (66).

In re claim 15, Chen discloses the device of claim 6, wherein the conductive layer comprises a metal.

In re claim 16, Chen discloses the device of claim 15, wherein the conductive layer forms a portion of a Schottky diode.

In re claim 17, Chen discloses the device of claim 16 wherein the lightly doped or intrinsic semiconductor layer forms a portion of a Schottky diode after breakdown of the grown dielectric antifuse layer (as in Fig. 11).

Art Unit: 2815

In re claim 18, Chen discloses the device of claim 17, wherein the Schottky diode is a portion of a memory cell.

In re claim 19, Chen discloses the device of claim 18, wherein the memory cell is a portion of a memory array.

In re claim 20, Chen discloses the device of claim 19, wherein the memory array is a monolithic three dimensional memory array.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 2-5, 7-14, 27, 28, 30-32, and 35-44 are rejected under 35 U.S.C.

103(a) as being unpatentable over Chen (as above).

In re claim 2, Chen discloses the device of claim 57, but does not expressly disclose the type of silicide used. However, the claimed refractory silicide materials are well known in the art and it would have been obvious for one skilled in the art at the time of the invention to choose from any one of well known silicide layers for the purpose, for example, of enhancing the conductivity of a device.

In re claim 3, Chen discloses the device of claim 2, wherein the grown dielectric antifuse layer (ONO) comprises silicon oxide (section [0027]).

¹ The inherent purpose of an anti-fuse device.

In re claim 4, Chen discloses the device of claim 2, wherein the grown dielectric antifuse layer (ONO) comprises nitrogen.

In re claim 5, Chen discloses the device of claim 4, wherein the grown dielectric antifuse layer comprises silicon nitride or silicon oxynitride.

In re claim 7, Chen discloses the device of claim 6, wherein the grown dielectric antifuse layer (60) is less than about 50 angstroms thick (section [0027]).

In re claim 8, Chen discloses the device of claim 6, wherein the silicide rests atop an SOI substrate structure (54). However, it would have been obvious one to one skilled in the art at the time of the invention to use a non-SOI substrate for the purpose, for example, of not isolating the antifuse structure from the lower substrate regions.

In re claim 9, Chen discloses the device of claim 2, but does not expressly disclose the conductor layer being a semiconductor layer. However, semiconductor layers are well known in the art to be used as conductor layers and it would have been obvious for one skilled in the art at the time of the invention to use a semiconductor layer as the top conductor, for the purpose, for example, of less process steps in switching from semiconductor to metal fabrication.

In re claim 10, Chen discloses the device of claim 9, wherein the conductive layer forms a portion of a Schottky diode.

In re claim 11, Chen discloses the device of claim 10 wherein the lightly doped or intrinsic semiconductor layer forms a portion of a Schottky diode after breakdown of the grown dielectric antifuse layer (as in Fig. 11).

In re claim 12, Chen discloses the device of claim 11, wherein the Schottky diode is a portion of a memory cell.

In re claim 13, Chen discloses the device of claim 12, wherein the memory cell is a portion of a memory array.

In re claim 14, Chen discloses the device of claim 13, wherein the memory array is a monolithic three dimensional memory array.

In re claim 27, Chen discloses the device of claim 6, wherein the conductive layer (66) comprises Ti or TiW, but does not expressly disclose the layer comprising TiN.

However, it would have been obvious for one of ordinary skill in this art at the time of the invention to use a TiN layer in place of the disclosed layers of Chen for the purpose, for example, of increasing the resistance of the layer thus making the device easier to control through regulation of voltages.

In re claim 28, Chen discloses the device of claim 27, wherein the conductive layer forms a portion of a Schottky diode.

In re claim 30, Chen discloses the device of claim 28, wherein the Schottky diode is a portion of a memory cell.

In re claim 31, Chen discloses the device of claim 30, wherein the memory cell is a portion of a memory array.

In re claim 32, Chen discloses the device of claim 31, wherein the memory array is a monolithic three dimensional memory array.

In re claim 35, Chen discloses the device of claim 2, wherein the grown dielectric antifuse layer was grown by oxidizing the silicide (section [0027]).

In re claim 36, Chen discloses the device of claim 2, wherein the electrical connection between the silicide layer and the conductive layer or semiconductor layer is an electrical connection between a Schottky diode and a conductor.

In re claim 37, Chen discloses the device of claim 36, wherein the conductive layer forms a portion of a Schottky diode.

In re claim 38, Chen discloses the device of claim 37, wherein the Schottky diode is a portion of a memory cell.

In re claim 39, Chen discloses the device of claim 38, wherein the memory cell is a portion of a memory array.

In re claim 40, Chen discloses the device of claim 36, wherein the silicide is a portion of the Schottky diode.

In re claim 41, Chen discloses the device of claim 2, wherein the electrical connection between the silicide layer and the conductive layer or semiconductor layer is an electrical connection between portions of a Schottky diode.

In re claim 42, Chen discloses the device of claim 41, wherein the Schottky diode is a portion of a memory cell.

In re claim 43, Chen discloses the device of claim 42, wherein the memory cell is a portion of a memory array.

In re claim 44, Chen discloses the device of claim 43, wherein the memory array is a monolithic three dimensional memory array.

Response to Arguments

Applicant's arguments filed 11/21/06 have been fully considered but they are not persuasive.

Claim Objection: Claim 6

The objection to claim 6 is maintained by the examiner for failing to further limit claim 57.

Applicant argues that a semiconductor layer is sometimes non-conductive; therefore specifying such layer to be conductive in claim 6 is further limiting claim 57.

However, this is not persuasive because to practice applicant's invention, the semiconductor layer MUST be conductive, or else the device would not work. Therefore, the language of claim 6, that the conductive layer or semiconductor layer be conductive is redundant, does not further limit claim 57, and should be canceled.

35 USC 112 Rejection: Claims 33 and 34.

The rejection of claims 33 and 34 under 35 USC 112, 2nd paragraph is maintained.

Applicant argues that the claim language, "for any portion of the film more than about 20 angstroms thick" is not vague and indefinite.

Regarding this rejection, examiner has added two sentences above to further explain the indefiniteness of the language. Specifically, applicant is not claiming whether or not there is a portion of the film that is more than about 20 angstroms thick, only specifying "for any portion..." This language is thus vague and indefinite, not

Art Unit: 2815

clearly identifying to one skilled in the art whether such portion of the film exists or not.

Appropriate correction is required.

35 USC 102 Rejection over Chen

In essence, applicant argues that the Chen reference is non-enabled because although Chen disclose the oxide layer (57) is disclosed to be thermally grown over the conductive layer (56), the reference is referring to conductive silicon and not a conductive silicide. Applicant maintains that thermally growing silicon oxide atop a silicide layer was not known by Chen at the time of the invention and the device as claimed by applicant is not disclosed by Chen.

MPEP § 2121.01(I) states that it is possible to make a 35 USC 102 rejection even if the reference does not itself teach one of ordinary skill how to practice the invention, i.e., how to make or use the article disclosed. If the reference teaches every claimed element (which Chen does in this instance) of the article, secondary evidence, such as other patents or publications, can be cited to show public possession of the method of making and/or using. *In re Donohue*, 766 F.2d at 533, 226 USPQ at 621.

In this case, Chen discloses that the oxide layer (57) may be thermally grown atop the silicide layer (56), examiner wishes to cite several other references here to show that it was well known in the art at the time of the invention to thermally grown silicon oxide atop a silicide layer.

1) McClure (US 2002/0096773 A1) section [0046], discloses "high-temperature steps such as the anneal can result in oxidation of various substructures

such as silicide 14B.” McClure discusses this oxidation in a negative light, as in something desired to be prevented. However, applicant argues that such method was not known at the time of the invention, and the McClure disclosure suggests otherwise.

2) Secondly, Anezaki et al. (US 2002/0096773 A1) sections [0038] and [0136], also discusses the thermal oxidation of a silicide layer and methods to prevent such oxidation.

Therefore thermal oxidation of silicide layers to form silicon oxide was well known in the art at the time of the invention and the Chen reference that discloses the same is maintained as the main reference in the rejection.

35 USC 103 Rejections over Chen

Applicant arguments that claim 9’s specification that the layer on and in contact with the grown dielectric anti-fuse layer is lightly doped or intrinsic serves an entirely different electrical purpose than a heavily doped semiconductor layer.

First of all, examiner does not assert that the semiconductor layer of Chen is “heavily” doped, such language is inserted by applicant. Secondly, applicant does not address the merits of the rejection. Examiner cited in the Non-Final rejection mailed 08/22/06 a valid reason why one skilled in the art at the time of the invention would be motivated to use lightly doped or intrinsic silicon for the conductive layer. Such a use would simplify the process steps, allowing the device to be made cheaper and faster. And, contrary to applicant’s assertion, lightly-doped or intrinsically-doped silicon is still “doped” and is still conductive.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jesse A. Fenty whose telephone number is 571-272-1729. The examiner can normally be reached on M-F 5/4.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

JAF

A handwritten signature in black ink, appearing to be 'K. Parker', with a stylized horizontal line extending to the right.

KENNETH PARKER
SUPERVISORY PATENT EXAMINER